
Distributed Clocks (0x0900:0x09FF)
II-64 Slave Controller – Register Description
Table 102: Register System Time Delay (0x0928:0x092B)
Delay between Reference Clock and the
ESC
NOTE: Write access to this register depends upon ESC configuration (typically ECAT, PDI only with explicit ESC
configuration: System Time PDI controlled). Reset internal system time difference filter and speed counter filter by
writing Speed Counter Start (0x0930:0x0931) after changing this value.
Table 103: Register System Time Difference (0x092C:0x092F)
Mean difference between local copy of
System Time and received System Time
values
0: Local copy of System Time greater than
or equal received System Time
1: Local copy of System Time smaller than
received System Time
Table 104: Register Speed Counter Start (0x0930:0x931)
Bandwidth for adjustment of local copy of
System Time (larger values → smaller
bandwidth and smoother adjustment)
A write access resets System Time
Difference (0x092C:0x092F) and Speed
Counter Diff (0x0932:0x0933).
Minimum value: 0x0080 to 0x3FFF
NOTE: Write access to this register depends upon ESC configuration (typically ECAT, PDI only with explicit ESC
configuration: System Time PDI controlled).
Table 105: Register Speed Counter Diff (0x0932:0x933)
Representation of the deviation between
local clock period and Reference Clock’s
clock period (representation: two’s
complement)
Range: ±(Speed Counter Start – 0x7F)
NOTE: Calculate the clock deviation after System Time Difference has settled at a low value as follows:
2)DiffCounterSpeedStartCounter2)(SpeedDiffCounterSpeedStartCounter(Speed5
DiffCounterSpeed
Deviation
Comentarios a estos manuales