
PDI Configuration (0x0150:0x0153)
Slave Controller – Register Description II-33
Table 40: Register PDI Synchronous Microcontroller extended Configuration (0x0152:0x0153)
Reserved, set EEPROM value 0
0, later EEPROM ADR
0x0003
Write data valid:
0: Write data valid one clock cycle after CS
1: Write data valid together with CS
Read mode:
0: Use Byte Selects for read accesses
1: Ignore Byte Selects for read accesses,
always read full PDI width
CS mode:
0: Sample CS with rising edge of
CPU_CLK
1: Sample CS with falling edge of
CPU_CLK
TA/IRQ mode:
0: Update TA/IRQ with rising edge of
CPU_CLK
1: Update TA/IRQ with falling edge of
CPU_CLK
Reserved, set EEPROM value 0
Comentarios a estos manuales