Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k Manual de usuario Pagina 55

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 144
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 54
IP Core Configuration
Slave Controller IP Core for Xilinx FPGAs III-43
5.1.5.1 No Interface and General Purpose I/O
If there is no interface selected no communication with the application is possible (except for general
purpose I/O).
Figure 18: Register Process Data Interface
General Purpose I/Os
General purpose I/O signals can be added to any selected PDI. The number of GPIO bytes is
configurable to 0, 1, 2, 4, or 8 Bytes. Both general purpose outputs and general purpose inputs of the
selected width are available.
Vista de pagina 54
1 2 ... 50 51 52 53 54 55 56 57 58 59 60 ... 143 144

Comentarios a estos manuales

Sin comentarios