Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k Manual de usuario descargar pdf (Pagina 21)

Overview

Slave Controller – IP Core for Xilinx FPGAs III-9

1.7.1 Major differences between V2.04x and V3.00x

The EtherCAT IP Core V3.00x versions have these advantages compared with the V2.04x versions:

 Increased PDI performance (average latency internally at least by a factor of 2 faster; worst case

latency even better)

 Support for 8/16/32/64 bit AXI4

and AXI4 LITE

interface

 Support for RGMII ports

 Native support for FX PHYs

 Flexible PHY address configuration

 Support for PDI SyncManager/IRQ acknowledge by Write command (required for wide on-chip-

busses)

 More detailed configuration

The higher PDI performance increases the resource requirements of the V3.00x versions compared

with the V2.04x versions. New development is focused on the V3.00x versions.

1.7.2 Reading IP Core version from device

The IP Core version, denoted as X.Yz (e.g., 1.00a), consists of three values X, Y, and z. These values

can be read out in registers 0x0001 and 0x0002. Value z is encoded like this: a=0, b=1, c=2, etc. .

Table 5: Register Revision (0x0001)

Bit

Description

ECAT

PDI

Reset Value

7:0

IP Core major version X

r/-

IP Core dep.

Table 6: Register Build (0x0002:0x0003)

Bit

Description

ECAT

PDI

Reset Value

3:0

IP Core maintenance version z

r/-

IP Core dep.

7:4

IP Core minor version Y

r/-

IP Core dep.

15:8

Patch level:

0x00: original release

0x01-0x0F: patch level of original release

r/-

IP Core dep.

1 2 ... 16 17 18 19 20 21 22 23 24 25 26 ... 143 144

Comentarios a estos manuales

Sin comentarios

Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k Manual de usuario Pagina 21

Comentarios a estos manuales

Relacionado con productos y manuales para Equipo Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k