
PDI Description
Slave Controller – IP Core for Xilinx FPGAs III-117
10.4 PLB Slave Interface
10.4.1 Interface
The PLB v4.6 slave PDI is selected during the IP Core configuration. The main signals of the PLB
interface are
:
EtherCAT
IP core
PLB_Abus[0:31]
PLB_masterID[0:x]
PLB_RNW
PLB_BE[0:3]
PLB_size[0:3]
PLB_Sl_addrAck
PLB_PAValid
PLB_Sl_wait
PLB_SPLB_CLK
PLB_Sl_wrComp
PLB_Sl_wrDAck
PLB_Sl_rdDBus[0:31]
PLB_Sl_rdDAck
PLB_wrDBus[0:31]
PLB_Sl_Mbusy[0:x]
PLB_Sl_rdComp
PLB_IRQ_MAIN
PLB_SPLB_Rst
Figure 57: PLB signals
Table 58: PLB signals
PLB primary address valid
PLB_masterID
[0:PLB_MID_WIDTH-1]
PLB current master identifier
PLB transfer size (must be 0000)
Slave address acknowledge
Slave write data acknowledge
Slave write transfer complete
Slave read data acknowledge
Slave read transfer complete
PLB_Sl_MBusy
[0: SPLB_NUM_MASTERS-1]
The prefix `PDI_` is added to the PLB interface signals for the IP Core interface. Additional signals are part of
the PLB interface, but they are not used according to Xilinx PLB v4.6 interface simplifications.
Comentarios a estos manuales