
PDI Description
Slave Controller – IP Core for Xilinx FPGAs III-113
10.3.9 Timing Specification
Table 57: µController timing characteristics IP Core
BUSY driven and valid after CS assertion
ADR and BHE valid before RD assertion
DATA bus driven after RD assertion
BUSY asserted after RD assertion
External read time (RD assertion to BUSY
deassertion) with normal read busy output
(0x0152[0]). Additional 20 ns if delayed read
busy output is configured.
a) without preceding write access or
t
WR_to_RD
≥
t
write_int
or configuration: write after
falling edge of WR
+ t
write_int
-t
WR_to_RD
11
b) with preceding write access and
t
WR_to_RD
< t
write_int
c) 8 bit access, absolute worst case with
preceding write access (t
WR_to_RD
=min
,
t
write_int
=max)
d) 16 bit access, absolute worst case with
preceding write access (t
WR_to_RD
=min
,
t
write_int
=max)
a) 8 bit access
b) 16 bit access
DATA bus valid after device BUSY is
deasserted
a) normal read busy output
b) delayed read busy output
DATA invalid after ADR or BHE change
DATA bus released after CS deassertion or
RD deassertion
BUSY released after CS deassertion
Delay between CS deassertion an assertion
Delay between RD deassertion and
assertion
ADR, BHE and Write DATA valid before WR
deassertion
ADR, BHE and Write DATA valid after WR
deassertion
EtherCAT IP Core: time depends on synthesis results
EtherCAT IP Core: time depends on synthesis results, specified value has to be met anyway
Comentarios a estos manuales