Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k Manual de usuario Pagina 124

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 144
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 123
PDI Description
III-112 Slave Controller IP Core for Xilinx FPGAs
10.3.8 Connection with 8 bit µControllers
If the ESC is connected to 8 bit µControllers, the BHE signal as well as the DATA[15:8] signals are not
used.
CS CS
ADR[15:0]
RD
BUSY
WR
ADR[15:0]
RD
BUSY
DATA[15:8] (unused)
WR
8 bit µController, async
EtherCAT device
IRQ IRQ
BHE (unused)
General purpose input EEPROM_Loaded
optional
DATA[7:0] DATA[7:0]
Figure 52: Connection with 8 bit µControllers (BHE and DATA[15:8] should not be left open)
Vista de pagina 123
1 2 ... 119 120 121 122 123 124 125 126 127 128 129 ... 143 144

Comentarios a estos manuales

Sin comentarios