
Overview
Slave Controller – IP Core for Altera FPGAs III-5
1.6 Tested FPGA/Designflow combinations
The EtherCAT IP Core has been synthesized successfully with different Quartus II versions and FPGA
families. Table 3 lists combinations of FPGA devices and design tools versions which have been
synthesized or even tested in real hardware. This list does not claim to be complete, it just illustrates
that the EtherCAT IP Core is designed to comply with a broad spectrum of FPGAs.
Table 3: Tested FPGA/Designflow combinations
NOTE: Synthesis test means analysis, synthesis, fitter, and assembler. Hardware test means the design was
operational using real hardware.
NOTE: Turn on Analysis & Synthesis option: Auto RAM Replacement, otherwise the RAM inside the IP Core will
be implemented with individual registers.
Refer to the Hardware Data Sheet Section III Addendum available at the Beckhoff homepage
(http://www.beckhoff.com) for latest updates regarding device support, design flow compatibility, and
known issues.
Comentarios a estos manuales