
Electrical Specifications
III-124 Slave Controller – IP Core for Altera FPGAs
13 Electrical Specifications
Table 65: AC Characteristics
Clock source (CLK25) with initial
accuracy
Table 66: Forwarding Delays
Average difference processing
delay minus forwarding delay
(without RX FIFO jitter)
MII port to MII port delay:
a) Through ECAT Processing
Unit (processing)
b) Alongside ECAT Processing
Unit (forwarding)
Conditions: FIFO size 7, no TX
Shift compensation or manual
TX Shift configuration with
MII_TX_SHIFT = 00
NOTE: Average timings are used for DC calculations.
EtherCAT IP Core: time depends on synthesis results
Comentarios a estos manuales