Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Manual de usuario Pagina 44

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 126
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 43
IP Core Configuration
III-32 Slave Controller IP Core for Xilinx FPGAs
5 IP Core Configuration
Figure 12: EtherCAT IP Core Configuration Interface
Parameters pane (top)
The configuration options for the EtherCAT IP Core are available in the IP Core parameters pane at
the top.
Message pane (bottom)
In the lower box additional information like warnings, errors, and EEPROM configuration
recommendations are displayed.
ETHERCAT_XIL_INST (status line)
The status line displays the current ETHERCAT_XIL_INST environment variable, which points to the
EtherCAT IP Core installation directory with the required source files.
Vista de pagina 43
1 2 ... 39 40 41 42 43 44 45 46 47 48 49 ... 125 126

Comentarios a estos manuales

Sin comentarios